#### Computer System Overview

Chapter 1

#### Contents

- Basic elements
- Processor registers
- Instruction execution
- **∠**Interrupts
- Memory hierarchy
- Cache memory
- ∠I/O communication techniques

#### **Operating Systems**

- Exploits the hardware resources of one or more processors
- Provides a set of services to system users
- Manages secondary memory and I/O devices

#### **Basic Elements**

- Processor
- Main Memory
  - referred to as real memory or primary memory
  - ∠volatile
- ∠ I/O modules
  - handles external environment
    - ≤ secondary memory devices
    - communications equipment
    - ∠terminals
- System interconnection
  - structure that provides for communication among processors, memory, and I/O modules

## **Top-Level Components**




Figure 1.1 Computer Components: Top-Level View

#### Top-level Components (Cont'd)

- MAR Memory Address Register
  - address for next read or write
- MBR Memory Buffer Register
  - data to be written into memory
- ∠I/OAR I/O Address
  - specifies a particular I/O device
- ✓ I/OBR I/O Buffer
  - ✓ used for the exchange of data between an I/O module and the processor

#### Processor Registers

- Memory that is faster and smaller than main memory
- Temporarily stores data during processing

#### Processor Registers

- User-visible registers
  - Enable programmer to minimize main memory references by optimizing register use
- Control and status registers
  - ∠ Used by processor to control operating of the processor
  - Used by operating system routines to control the execution of programs

#### Processor Registers

- User-visible registers

  - Available to all programs application programs and system programs
  - - **∠**Data
    - Address
    - Condition Code

#### User-Visible Registers

- ∠ Data Registers
  - can be assigned by the programmer
- Address Registers
  - contain main memory address of data and instructions
  - may contain a portion of an address that is used to calculate the complete address

#### User-Visible Registers

#### Address Registers

- **∠**Index
  - involves adding an index to a base value to get an address
- Segment pointer
  - when memory is divided into segments, memory is referenced by a segment and an offset
- Stack pointer
  - points to the top of the stack

#### User-Visible Registers


- Condition Codes or Flags
  - Bits set by the processor hardware as a result of operations
  - Can be accessed by a program but not be changed
  - ∠ Examples
    - ∠positive result
    - ∠negative result
    - *≤*zero
    - ∠overflow
    - **≪**carry

# Control and Status Registers

- ∠ Program Counter (PC)
  - Contains the address of an instruction to be fetched
- Instruction Register (IR)
  - Contains the instruction most recently fetched
- Program Status Word (PSW)
  - condition codes
  - ∠ Interrupt enable/disable
  - Supervisor/user mode

#### Instruction Execution

- Processor executes instructions in a program
- Instructions are fetched from memory one at a time




## Instruction Fetch and Execute

- The processor fetches the instruction from memory
- Program counter (PC) holds address of the instruction to be fetched next
- Program counter is incremented after each fetch

#### Instruction Register

- Fetched instruction is placed here
- Types of instructions
  - Processor-memory
    - transfer data between processor and memory
  - ✓ Processor-I/O
    - data transferred to or from a peripheral device
  - ∠ Data processing
  - ∠Control

## Example of Program Execution



# Direct Memory Access (DMA)

- ∠I/O exchanges occur directly with memory
- Processor grants I/O module authority to read from or write to memory
- Relieves the processor from the I/O task
- Processor is free to do other things

#### Interrupts

- An interruption of the normal sequence of execution
  - A suspension of a process caused by an event external to that process and performed in such a way that the process can be resumed
- Improves processing efficiency
  - Allows the processor to execute other instructions while an I/O operation is in progress




Figure 1.5 Program Flow of Control Without and With Interrupts

#### Classes of Interrupts


- Program
  - zarithmetic overflow
  - division by zero

  - ∠reference outside user's memory space
- **∠**Timer
- **≪**I/O
- Hardware failure

#### Interrupt Handler

- A program that determines nature of the interrupt and performs whatever actions are needed
- Control is transferred to this program
- Generally part of the operating system


## Instruction Cycle with Interrupts



#### Interrupt Cycle

- Processor checks for interrupts
- If no interrupts, fetch the next instruction for the current program
- If an interrupt is pending, suspend the execution of the current program, and execute the interrupt handler

## Simple Interrupt Processing




## Multiple Interrupts-Sequential Order

- Disable interrupts so processor can complete task
- Interrupts remain pending until the processor enables interrupts
- After interrupt handler routine completes, the processor checks for additional interrupts


#### Multiple Interrupts-Priorities

- Higher priority interrupts cause lowerpriority interrupts to wait
- Causes a lower-priority interrupt handler to be interrupted
- **∠**Example
  - when input arrives from communication line, it needs to be absorbed quickly to make room for more input

## Multiple Interrupts



(a) Sequential interrupt processing




(b) Nested interrupt processing

Figure 1.12 Transfer of Control with Multiple Interrupts

## Multiprogramming

- Processor has more than one program to execute
- The sequence the programs are executed depend on their relative priority and whether they are waiting for I/O
- After an interrupt handler completes, control may not return to the program that was executing at the time of the interrupt

## Memory Hierarchy



#### Going Down the Hierarchy

- Decreasing cost per bit
- Increasing capacity
- Increasing access time
- Decreasing frequency of access of the memory by the processor
  - ✓ locality of reference

#### Disk Cache

- A portion of main memory used as a buffer to hold data temporarily for the disk
- Disk writes are clustered
- Some data written out may be referenced again. The data are retrieved rapidly from the software cache rather than slowly from the disk

#### Cache Memory

- Invisible to operating system
- Increase the speed of accessing memory
- Processor speed is much faster than memory speed

#### Cache Memory





Figure 1.16 Cache and Main Memory

#### Cache Memory

- Contains a portion of main memory
- Processor first checks the cache
- If not found in cache, the block of memory containing the needed information is moved to the cache

## Cache/Main-Memory Structure



#### Cache Design

#### Cache size

reasonably small caches have a significant impact on performance

#### ∠Block size

- the unit of data exchanged between cache and main memory
- hit means the information was found in the cache

#### Cache Design

- Mapping function
  - determines which cache location the block will occupy
- Replacement algorithm
  - determines which block to replace
  - Least-Recently-Used (LRU) algorithm

#### Cache Design


#### Write policy

- When the memory write operation takes place
  - Can occur every time block is updated
  - Can occur only when block is replaced
    - Minimizes memory operations
    - Leaves memory in an obsolete state

## Programmed I/O

- ∠I/O module performs the action
- Sets appropriate bits in the I/O status register
- ∠No interrupts occur
- Processor checks status until operation is complete


## Programmed I/O



#### Interrupt-Driven I/O

- Processor is interrupted when I/O module is ready to exchange data
- Processor is free to do other work
- No needless waiting
- Consumes a lot of processor time because every word read or written passes through the processor

#### Interrupt-Driven I/O



#### Direct Memory Access

- Transfers a block of data directly to or from memory
- An interrupt is sent when the task is complete
- The processor is only involved at the beginning and end of the transfer

### Direct Memory Access

